

3700

001.01.02


P 481.

Ed. 2

In Search of Clusters

Second Edition

Gregory F. Pfister



To join a Prentice Hall PTR Internet
mailing list, point to
http://www.prenhall.com/mail_lists.

ISBN 0-13-899709-8



90001D



Prentice Hall PTR
Upper Saddle River, NJ 07458

Table of Contents

| | |
|---|--------------|
| List of Figures - - - - - | xiii |
| List of Tables - - - - - | xvii |
| Preface to the Second Edition ----- | xix |
| Preface- - - - - | xxiii |
| PART 1 WHAT ARE CLUSTERS, AND WHY USE THEM? ----- | 1 |
| Chapter 1 Introduction - - - - - | 3 |
| 1.1 Working Harder 4 | |
| 1.2 Working Smarter 5 | |
| 1.3 Getting Help 6 | |
| 1.4 The Road to Lowly Parallel Processing 10 | |
| 1.5 A Neglected Paradigm 14 | |
| 1.6 What is to Come 17 | |

| | | |
|------------------|--|-----------|
| Chapter 2 | Examples | 19 |
| 2.1 | Beer & Subpoenas | 19 |
| 2.2 | Serving the Web | 21 |
| 2.3 | The Farm | 23 |
| 2.4 | Fermilab | 25 |
| 2.5 | Other Compute Clusters | 28 |
| 2.6 | Full System Clusters | 31 |
| 2.6.1 | <i>DEC OpenVMS Cluster</i> | 31 |
| 2.6.2 | <i>Tandem Himalaya</i> | 34 |
| 2.6.3 | <i>IBM S/390 Parallel Sysplex</i> | 36 |
| 2.6.4 | <i>Future Candidates</i> | 40 |
| 2.7 | Cluster Software Products | 40 |
| 2.7.1 | <i>Batch and Login</i> | 41 |
| 2.7.2 | <i>Database Systems</i> | 42 |
| 2.7.3 | Parallel Programming Facilities | 43 |
| 2.7.4 | <i>Operating Systems</i> | 45 |
| 2.8 | Basic (Availability) Clusters | 47 |
| 2.9 | Not the End | 51 |
| Chapter 3 | Why Clusters? | 53 |
| 3.1 | The Standard Litany | 54 |
| 3.2 | Why Now? | 56 |
| 3.3 | Why Not Now? | 58 |
| 3.4 | Commercial Node Performance | 60 |
| 3.5 | The Need for High Availability | 64 |
| Chapter 4 | Definition, Distinctions, and Initial Comparisons | 71 |
| 4.1 | Definition | 72 |
| 4.2 | Distinction from Parallel Systems | 72 |
| 4.3 | Distinctions from Distributed Systems | 75 |
| 4.3.1 | <i>Internal Anonymity</i> | 75 |
| 4.3.2 | <i>Peer Relationship</i> | 76 |
| 4.3.3 | <i>Clusters within a Client-Server Organization</i> | 78 |
| 4.3.4 | <i>Clusters and Three-Tiered Applications</i> | 80 |
| 4.4 | Concerning “Single System Image” | 81 |
| 4.5 | Other Comparisons | 81 |
| 4.6 | Reactions | 83 |

| | | |
|------------------|---|------------|
| Chapter 5 | A Cluster Bestiary | 87 |
| 5.1 | Exposed vs. Enclosed | 90 |
| 5.2 | “Glass-House” vs. “Campus-Wide” Cluster | 93 |
| 5.3 | Cluster Hardware Structures | 97 |
| 5.3.1 | <i>The Four Categories</i> | 97 |
| 5.3.2 | <i>I/O-Attached Message-Based</i> | 99 |
| 5.3.3 | <i>I/O-Attached Shared Storage</i> | 100 |
| 5.3.4 | <i>Memory-Attached Shared Storage</i> | 100 |
| 5.3.5 | <i>Memory-Attached Message-Based</i> | 101 |
| 5.3.6 | <i>Discussion</i> | 101 |
| 5.4 | Communication Requirements | 104 |
| 5.4.1 | <i>Computationally Intensive Workloads</i> | 104 |
| 5.4.2 | <i>//O-Intensive Workloads</i> | 105 |
| 5.4.3 | <i>What Can Be Done?</i> | 107 |
| 5.5 | Cluster Acceleration Techniques | 108 |
| 5.5.1 | <i>Tandem’s ServerNet System Area Network (SAN)</i> | 108 |
| 5.5.2 | <i>Intel’s Virtual Interface Architecture (VIA)</i> | 113 |
| 5.5.3 | <i>DEC Memory Channel</i> | 118 |
| 5.5.4 | <i>The S/390 Parallel Sysplex Coupling Facility</i> | 121 |
| 5.5.5 | <i>High Function, Low Function</i> | 127 |
| Chapter 6 | Symmetric Multiprocessors | 131 |
| 6.1 | What is an SMP? | 132 |
| 6.2 | What is a Cache, and Why Is It Necessary? | 135 |
| 6.2.1 | <i>The Processor-Memory Speed Problem</i> | 136 |
| 6.2.2 | <i>Why Faster Main Memory Alone Doesn’t Work</i> | 138 |
| 6.2.3 | <i>Locality of Reference and Caches</i> | 140 |
| 6.2.4 | <i>Level 2 Caches</i> | 143 |
| 6.2.5 | <i>Cache Lines</i> | 144 |
| 6.2.6 | <i>Now, Let’s Simplify Things</i> | 145 |
| 6.2.7 | <i>The Cache as a Messy Desk</i> | 146 |
| 6.2.8 | <i>Caches do it at Random</i> | 148 |
| 6.2.9 | <i>An Aside for the Incurably Precise</i> | 150 |
| 6.3 | Memory Contention | 152 |
| 6.3.1 | <i>Great Big Caches</i> | 153 |
| 6.3.2 | <i>Line Size, Memory Banks, and Pipelining</i> | 155 |
| 6.4 | Cache Coherence | 158 |
| 6.4.1 | <i>“Fixing” it in Software</i> | 161 |
| 6.4.2 | <i>Central Directory</i> | 162 |
| 6.4.3 | <i>Snoopy Bus</i> | 164 |
| 6.4.4 | <i>Snoopy Bus and Switch</i> | 170 |
| 6.4.5 | <i>Commercial Processing: Cross-Interrogation and Shared Caches</i> | 171 |
| 6.5 | Sequential and Other Consistencies | 174 |

| | | |
|------------------|---|------------|
| 6.6 | Input/Output | 182 |
| 6.7 | Summary | 184 |
| Chapter 7 | NUMA and Friends | 185 |
| 7.1 | UMA, NUMA, NORMA, and CC-NUMA | 186 |
| 7.2 | How CC-NUMA Works | 188 |
| 7.2.1 | <i>Two CC-NUMA Implementation Styles</i> | 192 |
| 7.3 | The “N” in CC-NUMA | 199 |
| 7.4 | Software Implications | 200 |
| 7.5 | Other CC-NUMA Implications | 203 |
| 7.5.1 | <i>Single Operating System</i> | 203 |
| 7.5.2 | <i>CC-NUJMA and High Availability</i> | 203 |
| 7.6 | Is “NUMA” Inevitable? | 205 |
| 7.6.1 | <i>The Four Basic Arguments</i> | 206 |
| 7.6.2 | <i>The Overwhelming Memory Argument</i> | 207 |
| 7.6.3 | <i>So, Is NUMA Inevitable?</i> | 208 |
| 7.7 | Great Big CC-NUMA | 209 |
| 7.8 | Simple COMA | 210 |
| PART 3 | SOFTWARE | 217 |
| Chapter 8 | Workloads | 219 |
| 8.1 | Why Discuss Workloads? | 220 |
| 8.2 | Serial: Throughput | 220 |
| 8.2.1 | <i>Batch</i> | 222 |
| 8.2.2 | <i>Interactive</i> | 223 |
| 8.2.3 | <i>Multijob Parallel</i> | 224 |
| 8.3 | Parallel | 224 |
| 8.3.1 | <i>Large Effort Justified</i> | 225 |
| 8.3.2 | <i>Minimal Effort Justified</i> | 227 |
| 8.4 | Amdahl’s Law | 231 |
| 8.5 | The Point of All This | 233 |
| Chapter 9 | Basic Programming Models and Issues | 235 |
| 9.1 | What is a Programming Model? | 236 |
| 9.2 | The Sample Problem | 239 |
| 9.3 | Uniprocessor | 241 |
| 9.4 | Shared Memory | 247 |
| 9.4.1 | <i>Races and Locks</i> | 249 |
| 9.4.2 | <i>Serialization</i> | 253 |
| 9.4.3 | <i>Consistency and Chaos</i> | 256 |
| 9.4.4 | <i>Many Locks and Deadly Embraces (Deadlocks)</i> | 260 |
| 9.4.5 | <i>Alternation Schemes</i> | 264 |

| | | |
|--------|--|-----|
| 9.4.6 | <i>What Went Wrong?</i> | 266 |
| 9.4.7 | <i>The Wavefront (Hyperplane) Method</i> | 269 |
| 9.4.8 | <i>Let “forall” do the Work</i> | 270 |
| 9.4.9 | <i>Chunking and Blocking</i> | 271 |
| 9.4.10 | <i>Load Balancing and a Global Queue</i> | 276 |
| 9.4.11 | <i>Concerning Global Queues</i> | 279 |
| 9.4.12 | <i>Not the End, Again</i> | 281 |
| 9.5 | Message-Passing | 282 |
| 9.5.1 | <i>Jacobi/Seidel/Chaotic “Mixed” Relaxation</i> | 283 |
| 9.5.2 | <i>Implicit Synchronization and Alteration Schemes</i> | 287 |
| 9.5.3 | <i>Wavefronts and Multiple Waves</i> | 288 |
| 9.5.4 | <i>Wavefronts in Strips</i> | 291 |
| 9.5.5 | <i>Communication Overhead in Message-Passing</i> | 292 |
| 9.5.6 | <i>Clusters of SMPs</i> | 294 |
| 9.6 | CC-NUMA | 295 |
| 9.7 | SIMD and All That | 299 |
| 9.7.7 | <i>SIMD, MIMD, and SPMD</i> | 299 |
| 9.7.2 | <i>Distributed Virtual Memory and COMA (ALLCACHE)</i> | 301 |
| 9.7.3 | <i>Dataflow and Reduction</i> | 302 |
| 9.7.4 | <i>Linda</i> | 303 |
| 9.7.5 | <i>General Comments on Other Programming Models</i> | 303 |
| 9.8 | Importance | 304 |
| 9.8.1 | <i>Ease of Use</i> | 305 |
| 9.8.2 | <i>Portability</i> | 307 |

Chapter 10 Commercial Programming Models- ----- 311

| | | |
|--------|--|-----|
| 10.1 | Small N vs. Large N | 312 |
| 10.2 | Small N Programming Models | 314 |
| 10.2.1 | <i>Threads</i> | 314 |
| 10.2.2 | <i>User-Mode Threads</i> | 315 |
| 10.2.3 | <i>SMP with Threads</i> | 320 |
| 10.2.4 | <i>SMP with Shared Segments</i> | 322 |
| 10.2.5 | <i>OS Interprocess</i> | 324 |
| 10.3 | Large-N I/O Programming Models | 324 |
| 10.3.1 | <i>Global I/O</i> | 324 |
| 10.3.2 | <i>Local I/O</i> | 326 |
| 10.4 | Large-N Processor-Memory Models | 326 |
| 10.4.1 | <i>Message-Passing</i> | 327 |
| 10.4.2 | <i>Remote Procedure Calls (RPC and DCE RPC)</i> | 327 |
| 10.4.3 | <i>Global Locks</i> | 328 |
| 10.4.4 | <i>The SMP Variation (*SMP)</i> | 329 |
| 10.5 | Shared Disk or not Shared Disk? | 330 |
| 10.5.1 | <i>Physically Shared Disks</i> | 330 |
| 10.5.2 | <i>I/O Shipping</i> | 333 |
| 10.5.3 | <i>Function Shipping</i> | 335 |
| 10.5.4 | <i>Cache Coherence Again, and IBM’s Parallel Sysplex</i> | 336 |

| | | |
|--------|-------------------------------|-----|
| 10.5.5 | <i>Further Comparisons</i> | 342 |
| 10.5.6 | <i>The Ultimate Direction</i> | 344 |

Chapter 11 Single System Image-----347

| | | |
|--------|---|-----|
| 11.1 | Single System Image Boundaries | 348 |
| 11.2 | Single System Image Levels | 350 |
| 11.3 | The Application and Subsystem Levels | 352 |
| 11.3.1 | <i>The Application Level</i> | 352 |
| 11.3.2 | <i>The Subsystem Level</i> | 353 |
| 11.3.3 | <i>The File System Layer</i> | 355 |
| 11.3.4 | <i>The Toolkit Layer</i> | 356 |
| 11.4 | The Operating System Kernel Levels | 358 |
| 11.4.1 | <i>The Kernel API Layer</i> | 359 |
| 11.4.2 | <i>The Level of the Kernel Interfaces</i> | 366 |
| 11.4.3 | <i>The Distributed Virtual Memory Level</i> | 367 |
| 11.4.4 | <i>The Microkernel Level</i> | 367 |
| 11.5 | Hardware Levels | 369 |
| 11.6 | SSI and System Management | 370 |
| 11.6.1 | <i>Over-Kernel SSI System Management</i> | 371 |
| 11.6.2 | <i>Kernel-Level SSI System Management</i> | 373 |

PART 4 SYSTEMS ----- 377

Chapter 12 High Availability-----379

| | | |
|---------|---|-----|
| 12.1 | What Does “High Availability” Mean? | 381 |
| 12.1.1 | <i>How High is “High”?</i> | 383 |
| 12.1.2 | <i>Facets of Availability</i> | 385 |
| 12.1.3 | <i>Outage Duration</i> | 392 |
| 12.1.4 | <i>So, OK, What Really is High Availability?</i> | 393 |
| 12.2 | The Basic Idea: Failover | 394 |
| 12.2.1 | <i>First, Do No Harm</i> | 395 |
| 12.2.2 | <i>Avoiding Planned Outages</i> | 395 |
| 12.2.3 | <i>Some Questions</i> | 397 |
| 12.3 | Resources | 398 |
| 12.4 | Failing Over Data | 400 |
| 12.4.1 | <i>Replication and Switchover</i> | 401 |
| 12.4.2 | <i>Avoiding Toxic Data: Transactions</i> | 406 |
| 12.5 | Failing Over Communications | 411 |
| 12.6 | Towards Instant Failover | 414 |
| 12.7 | Failover to Where? | 416 |
| 12.8 | Lock Data Reconstruction | 418 |
| 12.9 | Heartbeats, Events, and Failover Processing | 419 |
| 12.10 | System Structure | 424 |
| 12.10.1 | <i>IBM’s RS/6000 Cluster Technology (“Phoenix”)</i> | 424 |

| | | |
|-------|---|--|
| 12.11 | Related Issues 434 | |
| | 12.11.1 <i>The Link To Scaling: Cost</i> 435 | |
| | 12.11.2 <i>Disaster Recovery</i> 436 | |
| | 12.11.3 <i>Hardware Fault Tolerance & Repair Techniques</i> 440 | |
| | 12.11.4 <i>Lowly Available Systems SMP CC-NUMA</i> 445 | |

Chapter 13 Symmetric Multiprocessors, “NUMA,” and Clusters- 453

| | | |
|------|---|--|
| 13.1 | Preliminaries 454 | |
| | 13.1.1 <i>What’s Being Compared?</i> 455 | |
| | 13.1.2 <i>Good Twin, Evil Twin</i> 456 | |
| | 13.1.3 <i>Architecture vs. Implementation</i> 458 | |
| 13.2 | Performance 459 | |
| | 13.2.1 <i>Workload Characteristics</i> 460 | |
| | 13.2.2 <i>Workload-Relative Performance</i> 464 | |
| | 13.2.3 <i>Projecting to a Single Dimension</i> 467 | |
| 13.3 | Cost 469 | |
| | 13.3.1 <i>Does Processor Complex Cost Matter?</i> 469 | |
| | 13.3.2 <i>The Cost of Scaling Up SMPs</i> 472 | |
| | 13.3.3 <i>The Production Volume Issue</i> 476 | |
| 13.4 | High Availability 477 | |
| 13.5 | Other Issues 478 | |
| | 13.5.1 <i>Memory Utilization</i> 478 | |
| | 13.5.2 <i>Load Balancing</i> 480 | |
| | 13.5.3 <i>Application and Subsystem Support</i> 481 | |
| | 13.5.4 <i>Administration</i> 481 | |
| | 13.5.5 <i>Programming Model</i> 482 | |
| 13.6 | Partitioning 482 | |
| 13.7 | Conclusion 486 | |

Chapter 14 Why We Need the Concept of Cluster - - - - - 487

| | | |
|------|--|--|
| 14.1 | Benchmarks 488 | |
| | 14.1.1 <i>The TPC Benchmarks</i> 488 | |
| | 14.1.2 <i>Parallel Execution</i> 489 | |
| | 14.1.3 <i>Difficulties</i> 492 | |
| | 14.1.4 <i>Why Am I Doing This?</i> 496 | |
| 14.2 | Development Directions 498 | |
| 14.3 | Confusion of Issues 500 | |
| 14.4 | The Lure of Large Numbers 501 | |

Chapter 15 Conclusion----- 505

| | | |
|------|------------------------------------|--|
| 15.1 | Cluster Operating Systems 507 | |
| 15.2 | Exploitation 507 | |
| 15.3 | Standards 508 | |
| | 15.3.1 <i>Common Functions</i> 509 | |

| | |
|--|------------|
| 15.3.2 <i>Intra-Cluster Communication</i> | 509 |
| 15.3.3 <i>Transactions</i> | 510 |
| 15.3.4 <i>Comments on Standards</i> | 510 |
| 15.4 Software Pricing | 511 |
| 15.5 What About 201 O? | 512 |
| 15.6 Coda: The End of Parallel Computer Architecture | 515 |
| Annotated Bibliography | 517 |
| Index | 549 |
| About the Author | 575 |