
Contents

Preface	xxi
About the Authors	xxvii
Acknowledgments	xxxiii
Chapter 1 Fundamentals of Digital Communications Systems	1
1.1 Introduction	2
1.2 System Architectures	2
1.2.1 Synchronous Systems	2
1.2.2 Source Synchronous Systems	6
1.2.3 Source Synchronous Systems with Double Data Rate	7
1.2.4 Forwarded Clock Systems	7
1.2.5 Embedded Clock Serial Systems	8
1.2.6 Spread Spectrum Clocking	12
1.3 Line Coding of Digital Signals	12
1.3.1 Properties of Binary Data	13
1.3.2 Binary Line Codes	14
1.3.3 Multilevel Line Codes	20
1.3.4 Block Codes	22
1.4 Electrical Signaling	23
1.4.1 Single-Ended Signaling	23
1.4.2 Differential Signaling	23
1.4.3 Preemphasis and Receiver Equalization	26
1.5 Summary	26
1.6 References	26
1.6.1 General References	26
1.6.2 Digital Design	27
1.6.3 Line Coding	27
1.6.4 Forward Error Correction	27
1.6.5 Equalization and Preemphasis	28

Chapter 2 Jitter Basics	29
2.1 Definition of Jitter	29
2.1.1 Phase Noise and Phase Jitter	30
2.1.2 Period Jitter and Cycle-to-Cycle Jitter	32
2.1.3 Jitter versus Wander	34
2.2 Jitter as a Statistical Phenomenon	34
2.2.1 Jitter Time Waveform	34
2.2.2 Jitter Frequency Spectrum	35
2.2.3 Jitter Statistics	35
2.3 Total Jitter and Its Subcomponents	38
2.3.1 Jitter Mechanisms	38
2.3.2 Classification Schemes	41
2.4 Analytical Solutions for Jitter Mixtures	42
2.4.1 Basic Jitter Types	42
2.4.2 Understanding Convolution	45
2.4.3 Mix of Random Jitter and Periodic Jitter	45
2.4.4 Mix of Random Jitter and Nonperiodic Jitter	51
2.5 The Dual Dirac Model	52
2.5.1 Introduction	52
2.5.2 The Q Scale	53
2.5.3 The Dual Dirac Model in Principle	54
2.5.4 The Dual Dirac Model in Practice	58
2.6 Summary	58
2.7 References	59
Chapter 3 Serial Communication Systems and Modulation Codes	61
3.1 Introduction	62
3.1.1 Factors That Influence Communication Protocol and Hardware Choices	62
3.1.2 Advantages of Serialization and Encoding	65
3.1.3 Communication Protocol Details	67
3.2 Encoders and Modulation Code Examples	68
3.2.1 Manchester Encoding	69
3.2.2 4B5B Block Substitution Encoding	70
3.2.3 8B10B Block Substitution Encoding	74
3.2.4 SONET Telecommunication System Encoding	77
3.2.5 Statistical Characteristics of Scrambler Encoders	84
3.2.6 Other Reasons for Encoding the Serial Data	87

3.2.7 Exceptions to Encoding Rules	87
3.2.8 Encoder Efficiency	88
3.3 Telephone System History and Evolution	89
3.3.1 Coping with the Need for Improved Service	90
3.3.2 The Analog-to-Digital Transformation	90
3.3.3 Digital Carrier Transmission Systems	96
3.3.4 The Plesiochronous Digital Hierarchy	97
3.3.5 Encoding Rules for T-Carrier (T1) Transmission Systems	97
3.3.6 Encoding Rules for E1 Carrier Transmission Systems	99
3.3.7 The Synchronous Optical Network	101
3.3.8 The Architecture of SONET Frames	102
3.3.9 SONET Clock Architecture	106
3.4 SONET Design Requirements	107
3.4.1 SONET Capacitive Coupling Networks	107
3.4.2 SONET Laser Driver Requirements	111
3.5 Measuring the Band-Pass Response	112
3.6 Jitter	114
3.6.1 Power Supply Noise: A Commonly Overlooked Source of Jitter	115
3.6.2 Jitter Contribution of the SERDES Chip's Reference Clock and PLL	115
3.7 Measuring Power Supply Noise Immunity	120
3.8 Power Supply Distribution, Grounding, and Shielding	123
3.9 Measuring SONET Jitter	124
3.9.1 SONET/SDH Jitter Measurement Methods	126
3.9.2 Jitter Transfer	126
3.9.3 Jitter Tolerance	127
3.9.4 Jitter Generation	127
3.9.5 SONET Jitter Test Systems	129
3.9.6 Limitations of the SONET Jitter Methodology	130
3.9.7 An Example of Jitter Transfer Measurement	135
3.9.8 An Example of Jitter Tolerance Measurement	137
3.9.9 Deterministic Jitter and Periodic Jitter Measurement Techniques	137
3.9.10 SONET Jitter Summary	140
3.9.11 Other Data Communication Jitter Measurement Standards and Methods	140
3.10 Modulation Codes for the Last Mile	140
3.10.1 The Evolution of the Integrated Services Digital Network	141
3.10.2 Modulation Codes for Digital Subscriber Loop Systems	144
3.10.3 DSL and ADSL Summary	148
3.10.4 Fiber-to-the-Home	148

3.11	Gigabit Ethernet	149
3.11.1	The XGMII Interface	149
3.11.2	The XAUI Bus Extender for XGMII	151
3.11.3	XAUI Summary	156
3.11.4	The 64B66B Encoder	157
3.12	Summary	163
3.13	References	164
Chapter 4	Bit Error Ratio Testing	169
4.1	Basics of Bit Error Ratio Testing	170
4.1.1	Definitions	170
4.1.2	Test Setup	171
4.1.3	Test Pattern Selection	174
4.1.4	BERT Receiver Setup and Sample Point Adjustment	175
4.1.5	Synchronization	176
4.1.6	Target Bit Error Ratio	177
4.2	Bit Error Ratio Statistics	178
4.2.1	Bit Error Ratio as a Function of Time	178
4.2.2	BER Measurement as a Binomial Process	182
4.2.3	Possible BER Measurement Outcomes If the BER Is Known	183
4.2.4	Confidence Intervals on Bit Error Ratio Measurements	185
4.2.5	Lower and Upper Limits on BER	188
4.3	Advanced BER Measurement Topics	192
4.3.1	Postprocessing of Captured Data	192
4.3.2	Accelerated BER Measurements	192
4.3.3	System Bit Error Ratio from Components	193
4.4	Summary	193
4.5	References	193
Chapter 5	BERT Scan Measurements	195
5.1	Basics of BERT Scan Measurements	195
5.2	Sample Delay Scan	200
5.2.1	Graphical Representation	202
5.2.2	Examples	207
5.2.3	Numerical Results	210
5.2.4	Measurement Procedure and Optimizations	213
5.2.5	Pathological Bathtub Cases	222

5.3	Sample Threshold Scan	226
5.3.1	Graphical Representation	227
5.3.2	Numerical Results	227
5.4	Full Eye Scan	228
5.4.1	Graphical Representation	229
5.4.2	Calculated Values	234
5.4.3	Optimizations	236
5.5	Spectral Jitter Decomposition	238
5.5.1	Theory of Operation	238
5.5.2	Graphical Representation	240
5.5.3	Calculated Values	241
5.6	Summary	241
5.7	References	242
Chapter 6	Waveform Analysis—Real-Time Scopes	243
6.1	Principles of Operation of Real-Time Digital Oscilloscopes	245
6.1.1	Instrument Architecture	245
6.1.2	Sources of Inaccuracy	251
6.2	Eye Diagram Analysis on Real-Time Instruments	258
6.2.1	Eye Diagram Overview	258
6.2.2	Eye Diagram Construction in the Real-Time Oscilloscope	260
6.2.3	Other Methods for Eye Diagram Construction	269
6.2.4	Eye Diagram Measurements	269
6.2.5	Mask Testing	275
6.2.6	Other Eye Diagram Considerations	278
6.2.7	Summary of Eye Diagram Analysis	278
6.3	Methods of Analyzing Individual Jitter Components	279
6.3.1	Random Jitter	281
6.3.2	Data-Dependent and Duty Cycle Jitter	289
6.3.3	Periodic Jitter	295
6.4	Analysis of Composite Jitter	299
6.5	Measurement Procedures	302
6.5.1	Oscilloscope Equipment Check	302
6.5.2	Probing	304
6.5.3	Automatically Configured Measurements	309
6.5.4	Manually Configured Measurements	309
6.6	Interpreting Jitter Measurement Results	315
6.6.1	Predicting Behavior via a Reference Model	315

6.6.2	RJ/DJ Models	316
6.6.3	Graphical Analysis Tools	321
6.7	Summary	325
6.8	References	327
Chapter 7 Characterizing High-Speed Digital Communications Signals and Systems with the Equivalent-Time Sampling Oscilloscope		329
7.1	Sampling Oscilloscope Basics	330
7.2	Triggering the Oscilloscope	330
7.3	Oscilloscope Bandwidth and Sample Rate	331
7.3.1	Achieving Wide Measurement Bandwidth with Sampling Oscilloscopes	332
7.3.2	The Wide Bandwidth Sampler	332
7.4	Waveform Acquisition Process for the Sampling Oscilloscope	335
7.4.1	Construction of the Pattern Waveform	337
7.4.2	Construction of the Eye Diagram	338
7.4.3	Jitter and Noise Reduction through Trace Averaging	344
7.5	Sources of Instrumentation Noise	346
7.6	Parametric Analysis of Waveforms	350
7.7	The Effect of Oscilloscope Bandwidth on Waveform Results	353
7.8	Measurements of the Eye Diagram	358
7.8.1	Extracting Signal Quality Information from the Eye Diagram	359
7.8.2	Eye Mask Testing	362
7.8.3	Laser Transmitter Extinction Ratio	371
7.8.4	Optical Modulation Amplitude	379
7.8.5	Golden PLL Triggering for Transmitter Testing	380
7.9	Return-to-Zero Signals	382
7.10	Advanced Jitter Analysis	387
7.10.1	The Case for Jitter Separation	388
7.10.2	The Different Components of Jitter	388
7.10.3	Jitter Analysis Solutions for Very High Data Rates	393
7.10.4	Limitations of the Common Sampling Oscilloscope	394
7.10.5	Architectural Changes Yield Fast and Accurate Measurements	396
7.10.6	Increasing Measurement Speed through Optimized Sampling	396
7.10.7	Making Jitter Measurements with the Improved Sampling Oscilloscope	399
7.10.8	Correlated Jitter	400
7.10.9	Uncorrelated Jitter	400

7.10.10	Aggregate Deterministic Jitter	403
7.10.11	Aggregate Total Jitter	403
7.10.12	Interpreting the Results of Jitter Separation	404
7.10.13	The Effect of Recovered Clock Triggers on Jitter Analysis	407
7.10.14	Residual Jitter of the Oscilloscope	414
7.11	Summary	417
7.12	References	418
Chapter 8 High-Speed Waveform Analysis Using All-Optical Sampling		421
8.1	Introduction	422
8.1.1	Electronic versus Optical Sampling	422
8.1.2	Optical Waveform Measurement Techniques	423
8.1.3	Optical Waveform Sampling	423
8.1.4	Optical Sampling Demonstrations	427
8.2	Principles of Optical Sampling	427
8.2.1	Second-Order Nonlinearity-Based Sampling	428
8.2.2	Third-Order Nonlinearity-Based Sampling	431
8.2.3	Linear Optical Sampling	439
8.3	Performance Measures of All-Optical Sampling Systems	441
8.3.1	Performance Aspects of Different Sampling Gate Implementations	441
8.3.2	Performance Analysis of a Fiber FWM-Based Sampling System	448
8.3.3	Techniques for Polarization-Independent Sampling	457
8.3.4	Timing Jitter	460
8.3.5	All-Optical Sampling System Performance Comparison	462
8.4	Timebase Designs	464
8.4.1	Asynchronous Sampling	465
8.4.2	Equivalent-Time Sampling Using Hardware Synchronization	466
8.4.3	Equivalent-Time Sampling Using a Software-Algorithm-Based Timebase	469
8.5	Experimental Implementation and Key Building Blocks	475
8.5.1	Sampling Pulse Sources	475
8.5.2	Analog-to-Digital Conversion of Acquired Samples	480
8.5.3	Selection of Experimental Implementations of All-Optical Sampling	482
8.6	Related Applications and Possible Future Directions	492
8.6.1	Optical Intensity and Phase-Resolved Sampling	493
8.6.2	Time-Resolved State-of-Polarization Sampling	496
8.6.3	Possible Future Directions	497
8.7	Summary	498
8.8	References	499

Chapter 9 Clock Synthesis, Phase Locked Loops, and Clock Recovery	505
9.1 Oscillators and Phase Noise	506
9.1.1 Tuned Circuit Oscillators	506
9.1.2 Delay Line Oscillators	509
9.2 Phase Locked Loops and Clock Synthesis	510
9.3 Clock Data Recovery Circuits	512
9.3.1 Analog Phase Detection	512
9.3.2 Digital Phase Detectors	513
9.4 PLL and Clock Recovery Dynamic Behavior	517
9.4.1 The Jitter Transfer and Observed Jitter Transfer Functions	517
9.4.2 Phase Locked Loop Order and Type	518
9.4.3 Second-Order PLLs	519
9.4.4 Type 2 Third-Order PLLs	520
9.4.5 Clock Recovery PLLs	521
9.4.6 Jitter Spectrum and PLL Multipliers	521
9.5 Measuring PLL Dynamics	523
9.5.1 Step Response	524
9.5.2 Stepped Sinusoidal	525
9.6 Measuring Phase Noise and Jitter Spectrum	525
9.6.1 Phase Noise versus Jitter Spectrum	526
9.6.2 Spectrum Analyzers	527
9.6.3 Phase Noise Systems and Signal Source Analyzers	528
9.6.4 Clock Recovery Phase Error Measurement	529
9.6.5 Oscilloscopes	530
9.6.6 Time Interval Analyzers	530
9.6.7 Specifying Jitter in Frequency or Time	531
9.7 Summary	531
9.8 References	532
Chapter 10 Jitter Tolerance Testing	533
10.1 Introduction	533
10.1.1 Receiver Details	534
10.1.2 System Example	535
10.2 Jitter Tolerance: Basic Measurement Method and Test Setup	536
10.2.1 Loopback Test	537
10.2.2 Access Point for Checking Received Bits	538
10.3 Generation of Jitter Tolerance Test Signals	539
10.3.1 Test Patterns	540
10.3.2 Clock Modulation Circuits	541

10.3.3 Delay Modulation	544
10.3.4 Sinusoidal Jitter and Voltage Modulation Source	547
10.3.5 Random Jitter and Voltage Modulation Sources	548
10.3.6 Data-Related Jitter	550
10.3.7 Sinusoidal Amplitude Interference	552
10.3.8 Calibration	553
10.4 Jitter Tolerance Measurement Method and Test Setup	555
10.4.1 Automation of RX Jitter Tolerance Test	555
10.4.2 Calibrated Dials	556
10.4.3 Characterization	557
10.4.4 Compliance Test	558
10.4.5 Alternative Measurement Methods	559
10.5 Summary	560
10.6 References	560
Chapter 11 Sensitivity Testing in Optical Digital Communications	563
11.1 Introduction: Optical Digital Receivers	564
11.2 The Basics of Optical Sensitivity Measurements	565
11.2.1 Sensitivity Defined	565
11.2.2 The Straight-Line Transformation for Sensitivity Plots	572
11.2.3 Dealing with Statistical Fluctuations	582
11.3 BER Calculations in Real Communications Systems	588
11.3.1 BER Measurements in SONET/SDH	589
11.3.2 BER Measurements in Ethernet	597
11.4 Summary	602
11.5 References	603
Chapter 12 Stress Tests in High-Speed Serial Links	605
12.1 The Need for High-Speed Serial Communication	606
12.2 Early High-Speed Optical Stressed-Eye Tests	607
12.3 BER versus OSNR	609
12.3.1 Measuring OSNR	611
12.3.2 Expected Receiver Performance with Degraded OSNR	616
12.3.3 BER versus OSNR: Experimental Results	618
12.4 10 Gigabit Ethernet: IEEE 802.3ae	618
12.4.1 OMA versus Average Power	619
12.4.2 Degradations Defined in IEEE 802.3ae	622
12.4.3 IEEE 802.3ae Summary	627

12.5	The Advent of Electronic Dispersion Compensation	629
12.5.1	Dispersion, ISI, and EDCs	631
12.6	LRM Stress Testing (IEEE 802.3aq)	634
12.6.1	TWDP Evaluation	639
12.7	Future Standards	641
12.7.1	SFP+ for Linear Modules	642
12.7.2	High-Speed Serial Backplanes	651
12.8	Summary	654
12.9	References	655
Chapter 13	Measurements on Interconnects	657
13.1	Measurements and Characterization of Interconnects	658
13.1.1	Electrical Characteristics of Interconnects	658
13.1.2	Basics of TDR/T Measurements	664
13.1.3	True Impedance Profiles	670
13.1.4	Frequency Domain Characterization	679
13.2	Modeling of System Performance from Measurements	689
13.2.1	SPICE Modeling of Passive Interconnects	690
13.2.2	S-Parameter Prediction from a SPICE Model Example	696
13.2.3	A Backplane Modeling Example	702
13.3	Summary	709
13.4	References	710
Chapter 14	Frequency Domain Measurements	713
14.1	Introduction	714
14.1.1	Time Domain versus Frequency Domain	714
14.1.2	Frequency Domain Analysis	715
14.2	Understanding Network Analyzer Hardware	716
14.2.1	Network Analyzer Architectures	716
14.2.2	Measuring Receivers	720
14.2.3	The Measurement Process	723
14.3	Understanding S-Parameters	729
14.3.1	General S-Parameters	730
14.3.2	Two-Port Devices	732
14.3.3	Four-Port Devices	734
14.3.4	Moving Beyond Simple Reflection and Transmission Coefficients	738
14.4	Error Correction and Calibration Methods	740
14.4.1	Measurement Errors	741

14.4.2	Computing the Actual Device Response	743
14.4.3	Calibration Options	745
14.5	Graphical Representations	749
14.5.1	The Rectangular Coordinate System	750
14.5.2	The Polar Coordinate System	755
14.6	Example Devices	758
14.6.1	Characterization of a Precision 3.5 mm Adapter	758
14.6.2	Characterization of a Band-Pass Filter	767
14.6.3	Phase Matching of Coaxial Cables	771
14.6.4	Characterization of a Differential Transmission Line	778
14.6.5	Summary of Example Devices	783
14.7	Summary	783
14.8	References	783
Chapter 15	Jitter and Signaling Testing for Chip-to-Chip Link Components and Systems	785
15.1	Introduction	785
15.2	Multiple Gigabit per Second Computer Chip-to-Chip I/O Link Architectures	788
15.2.1	PCI Express	789
15.2.2	FBDIMM	795
15.2.3	SATA	797
15.3	Chip-to-Chip Link System BER and Signaling Tests	800
15.3.1	PCI Express Testing	800
15.3.2	FBDIMM Architecture and Testing	804
15.3.3	SATA Architecture and Testing	806
15.3.4	JNB Testing for Multiple Gigabit per Second Standards	810
15.4	Testing Examples	811
15.4.1	Transmitter Testing	811
15.4.2	Reference Clock Testing	813
15.4.3	PLL Testing	813
15.5	Future Technology Trends for High-Speed Links	815
15.6	Summary	817
15.7	References	817
Appendix A	Pseudo-Random Binary Sequences	819
A.1	Introduction	819
A.2	Linear Feedback Shift Register Implementation	820
A.2.1	Characteristic Polynomial	820

A.2.2	LFSR Operation	821
A.2.3	Primitive Polynomials	821
A.2.4	Nonprimitive Polynomials	823
A.3	Properties of PRBS Sequences	823
A.3.1	Pseudo-Random Properties	823
A.3.2	Decimation	826
A.3.3	Multiplexing	827
A.4	PRBS-Based Test Patterns	828
A.4.1	PRBS 2^n	828
A.4.2	Zero Substitution and Zero Suppression PRBS	829
A.4.3	Marker Density PRBS	830
A.5	Standardized PRBSs for Communication System Testing	831
A.6	Applications	832
A.7	References	832
Appendix B	Passive Elements for Test Setups	835
B.1	Introduction	835
B.2	Fixed Step Attenuators	836
B.3	Power Splitters and Dividers	837
B.3.1	Power Splitters	837
B.3.2	Power Dividers	838
B.3.3	N-Way Dividers	838
B.3.4	Examples of Applications	839
B.4	Variable Delay Lines	842
B.5	Filters and Transition Time Converters	843
B.5.1	Near Gaussian Filters	843
B.5.2	Other Filter Types	843
B.5.3	Transition Time Converters	844
B.6	DC Blocks and Bias Ts	845
B.6.1	DC Blocks	845
B.6.2	Bias Ts	845
Appendix C	Coaxial Cables and Connectors	847
C.1	Electrical Properties of Coaxial Structures	847
C.1.1	Capacitance and Inductance	848
C.1.2	Characteristic Impedance	849
C.1.3	Propagation Velocity	850
C.1.4	Transmission Loss	851

C.2	Coaxial Cables	856
C.2.1	Construction of Coaxial Cables	856
C.2.2	Cable Standards	857
C.2.3	Matched Cable Pairs for Differential Signaling	857
C.3	Coaxial Connectors	857
C.3.1	Connector Grades	858
C.3.2	General-Purpose Connectors	858
C.3.3	High-Performance Connectors	859
C.3.4	Making Connections	859
C.4	References	860
Appendix D	Supplemental Materials for Chapter 3	861
D.1	8B10B Encoding Rules	862
D.2	Laser Power Controllers and Encoder Run Limits	872
D.3	AC Coupling Network Equations and Characteristics	877
D.4	Band-Pass Response of the Laser Transmitter	880
D.4.1	Simulation 1 Starting Point	880
D.4.2	Simulation 2	883
D.4.3	Simulation 3	885
D.4.4	Simulation 4	887
D.4.5	Simulation 5	889
D.4.6	Simulation 6	891
D.4.7	Simulation 7	892
D.4.8	Simulation 8	894
D.4.9	Simulation 9	896
D.4.10	Simulation 10	899
D.4.11	Summary	900
D.5	Characteristics of Power Supply Noise Test Systems	902
D.5.1	Simulation 1	902
D.5.2	Simulation 2	904
D.5.3	Simulation 3	906
D.5.4	Simulation 4	908
D.5.5	Simulation 5	909
D.5.6	Summary	910