

# Contents

Preface	xv	
<b>I</b>	<b>CIRCUIT-LEVEL VHDL</b>	<b>1</b>
<b>1</b>	<b>Introduction</b>	<b>3</b>
1.1	About VHDL	3
1.2	VHDL Versions	3
1.3	Design Flow	5
1.4	EDA Tools	5
1.5	Translation of VHDL Code into a Circuit	6
1.6	Circuit Simulation	7
1.7	VHDL Syntax	8
1.8	Number and Character Representations in VHDL	8
<b>2</b>	<b>Code Structure</b>	<b>11</b>
2.1	Fundamental VHDL Units	11
2.2	VHDL Libraries and Packages	11
2.3	Library/Package Declarations	13
2.4	ENTITY	14
2.5	ARCHITECTURE	16
2.6	GENERIC	17
2.7	Introductory VHDL Examples	18
2.8	Coding Guidelines	24
2.9	VHDL 2008	27
2.10	Exercises	28
<b>3</b>	<b>Data Types</b>	<b>31</b>
3.1	Introduction	31
3.2	VHDL Objects	31
3.3	Data-Type Libraries and Packages	36

3.4	Type Classifications	39
3.5	Standard Data Types	41
3.6	Standard-Logic Data Types	47
3.7	Unsigned and Signed Data Types	51
3.8	Fixed- and Floating-Point Types	54
3.9	Predefined Data Types Summary	59
3.10	User-Defined Scalar Types	60
3.11	User-Defined Array Types	62
3.12	Integer versus Enumerated Indexing	65
3.13	Array Slicing	66
3.14	Records	70
3.15	Subtypes	71
3.16	Specifying PORT Arrays	72
3.17	Qualified Types and Overloading	73
3.18	Type Conversion	74
3.19	Legal versus Illegal Assignments	78
3.20	ACCESS Types	79
3.21	FILE Types	80
3.22	VHDL 2008	80
3.23	Exercises	81
<b>4</b>	<b>Operators and Attributes</b>	<b>91</b>
4.1	Introduction	91
4.2	Predefined Operators	91
4.3	Overloaded and User-Defined Operators	98
4.4	Predefined Attributes	99
4.5	User-Defined Attributes	104
4.6	Synthesis Attributes	106
4.7	GROUP	111
4.8	ALIAS	112
4.9	VHDL 2008	114
4.10	Exercises	115
<b>5</b>	<b>Concurrent Code</b>	<b>121</b>
5.1	Introduction	121
5.2	Using Operators	122
5.3	The WHEN Statement	123
5.4	The SELECT Statement	124
5.5	The GENERATE Statement	129
5.6	Implementing Sequential Circuits with Concurrent Code	134

5.7	Implementing Arithmetic Circuits with Operators	135
5.8	Preventing Combinational-Logic Simplification	140
5.9	Allowing Multiple Signal Assignments	143
5.10	VHDL 2008	143
5.11	Exercises	144
<b>6</b>	<b>Sequential Code</b>	<b>151</b>
6.1	Introduction	151
6.2	Latches and Flip-flops	152
6.3	PROCESS	153
6.4	The IF Statement	154
6.5	The WAIT Statement	159
6.6	The LOOP Statement	161
6.7	The CASE Statement	165
6.8	CASE versus SELECT	168
6.9	Implementing Combinational Circuits with Sequential Code	169
6.10	VHDL 2008	171
6.11	Exercises	172
<b>7</b>	<b>SIGNAL and VARIABLE</b>	<b>177</b>
7.1	Introduction	177
7.2	SIGNAL	177
7.3	VARIABLE	178
7.4	SIGNAL versus VARIABLE	180
7.5	The Inference of Registers	185
7.6	Dual-Edge Circuits	187
7.7	Making Multiple Signal Assignments	190
7.8	Exercises	193
<b>II</b>	<b>SYSTEM-LEVEL VHDL</b>	<b>199</b>
<b>8</b>	<b>PACKAGE and COMPONENT</b>	<b>201</b>
8.1	Introduction	201
8.2	PACKAGE	201
8.3	COMPONENT	203
8.4	GENERIC MAP	208
8.5	COMPONENT Instantiation with GENERATE	211
8.6	CONFIGURATION	213
8.7	BLOCK	216
8.8	VHDL 2008	218
8.9	Exercises	219

		Contents
<b>9</b>	<b>FUNCTION and PROCEDURE</b>	<b>221</b>
9.1	Introduction	221
9.2	The ASSERT Statement	221
9.3	FUNCTION	223
9.4	PROCEDURE	230
9.5	FUNCTION versus PROCEDURE Summary	233
9.6	Overloading	233
9.7	VHDL 2008	237
9.8	Exercises	238
<b>10</b>	<b>Simulation with VHDL Testbenches</b>	<b>241</b>
10.1	Introduction	241
10.2	Simulation Types	243
10.3	Writing Data to Files	245
10.4	Reading Data from Files	248
10.5	Graphical Simulation (Preparing the Design)	251
10.6	Stimulus Generation	253
10.7	General VHDL Template for Testbenches	257
10.8	Type I Testbench (Manual Functional Simulation)	258
10.9	Type II Testbench (Manual Timing Simulation)	261
10.10	Type III Testbench (Automated Functional Simulation)	261
10.11	Type IV Testbench (Automated Timing Simulation)	262
10.12	Testbenches with Record Types	264
10.13	Testbenches with Data Files	267
10.14	Exercises	271
<b>III</b>	<b>EXTENDED AND ADVANCED DESIGNS</b>	<b>275</b>
<b>11</b>	<b>VHDL Design of State Machines</b>	<b>277</b>
11.1	Introduction	277
11.2	VHDL Template for FSMs	279
11.3	Poor FSM Model	289
11.4	FSM Encoding Styles	291
11.5	The State-Bypass Problem in FSMs	292
11.6	Systematic Design Technique for Timed Machines	298
11.7	FSMs with Repetitive States	312
11.8	Other FSM Designs	312
11.9	Exercises	313
<b>12</b>	<b>VHDL Design with Basic Displays</b>	<b>319</b>
12.1	Introduction	319
12.2	Basic LED/SSD/LCD Driver	322

		Contents
12.3	Playing with a Seven-Segment Display	327
12.4	Frequency Meter (with LCD)	330
12.5	Digital Clock (with SSDs)	337
12.6	Quick-Finger Game (with LEDs and SSDs)	340
12.7	Other Designs with Basic Displays	345
12.8	Exercises	346
<b>13</b>	<b>VHDL Design of Memory Circuits</b>	<b>351</b>
13.1	Introduction	351
13.2	Implementing Bidirectional Buses	352
13.3	Memory Initialization Files	353
13.4	ROM Design	357
13.5	RAM Design	362
13.6	External Memory Interfaces	368
13.7	Exercises	371
<b>14</b>	<b>VHDL Design of Serial Communications Circuits</b>	<b>375</b>
14.1	Introduction	375
14.2	Data Serializers/Deserializers	376
14.3	PS2 Interface	380
14.4	I <sup>2</sup> C Interface	388
14.5	SPI Interface	399
14.6	TMDS Interface	409
14.7	Video Interfaces: VGA, DVI, and FPD-Link	419
14.8	Exercises	419
<b>15</b>	<b>VHDL Design of VGA Video Interfaces</b>	<b>423</b>
15.1	Introduction	423
15.2	VGA Connector	424
15.3	DDC and EDID	425
15.4	Circuit Diagram	426
15.5	Control Signals	428
15.6	Pixel Signals	429
15.7	Setup for the Experiments	430
15.8	Comments on VHDL Code for VGA Systems	430
15.9	Hardware-Generated Image	431
15.10	Image Generation with a File and On-Chip Memory	435
15.11	Arbitrary Image Generation with a File and Off-Chip Memory	438
15.12	Image Equalization with Gamma Expansion	441
15.13	Exercises	441

	Contents
<b>16</b>	<b>VHDL Design of DVI Video Interfaces</b> <span style="float: right;"><b>445</b></span>
16.1	Introduction <span style="float: right;">445</span>
16.2	Circuit Diagram <span style="float: right;">446</span>
16.3	Display Resolutions <span style="float: right;">448</span>
16.4	DVI Types and DVI Connectors <span style="float: right;">449</span>
16.5	DVI versus HDMI <span style="float: right;">450</span>
16.6	Setup for the Experiments <span style="float: right;">451</span>
16.7	Hardware-Generated Image <span style="float: right;">452</span>
16.8	Other DVI Designs <span style="float: right;">464</span>
16.9	Exercises <span style="float: right;">464</span>
<b>17</b>	<b>VHDL Design of FPD-Link Video Interfaces</b> <span style="float: right;"><b>467</b></span>
17.1	Introduction <span style="float: right;">467</span>
17.2	FPD-Link Encoder <span style="float: right;">468</span>
17.3	Setup for the Experiments <span style="float: right;">470</span>
17.4	Hardware-Generated Image <span style="float: right;">472</span>
17.5	Hardware-Generated Image with Characters <span style="float: right;">479</span>
17.6	Other Designs <span style="float: right;">490</span>
17.7	Exercises <span style="float: right;">491</span>
	<b>APPENDICES</b> <span style="float: right;"><b>493</b></span>
<b>A</b>	<b>Programmable Logic Devices</b> <span style="float: right;"><b>495</b></span>
<b>B</b>	<b>Altera Quartus II Tutorial</b> <span style="float: right;"><b>503</b></span>
<b>C</b>	<b>Xilinx ISE Tutorial</b> <span style="float: right;"><b>515</b></span>
<b>D</b>	<b>ModelSim Tutorial</b> <span style="float: right;"><b>525</b></span>
<b>E</b>	<b>Altera DE2 Board Tutorial</b> <span style="float: right;"><b>537</b></span>
<b>F</b>	<b>BMP-to-RAW File Converter Tutorial</b> <span style="float: right;"><b>545</b></span>
<b>G</b>	<b>Using Macrofunctions</b> <span style="float: right;"><b>547</b></span>
<b>H</b>	<b>Package <i>standard</i> (2002 and 2008)</b> <span style="float: right;"><b>551</b></span>
<b>I</b>	<b>Package <i>std_logic_1164</i> (1993 and 2008)</b> <span style="float: right;"><b>555</b></span>
<b>J</b>	<b>Package <i>numeric_std</i> (1997 and 2008)</b> <span style="float: right;"><b>563</b></span>
<b>K</b>	<b>Package <i>std_logic_arith</i></b> <span style="float: right;"><b>577</b></span>
<b>L</b>	<b>Package <i>std_logic_signed</i></b> <span style="float: right;"><b>583</b></span>
<b>M</b>	<b>Package <i>textio</i> (2002 and 2008)</b> <span style="float: right;"><b>585</b></span>

	Contents	xiii
<b>N</b>	<b>Package <i>numeric_std_unsigned</i> (2008)</b>	<b>589</b>
<b>O</b>	<b>Reserved Words in VHDL 2008</b>	<b>593</b>
	Bibliography	595
	Index	597